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ABSTRACT 
Coarse-Grained Reconfigurable Architectures (CGRAs) are 
promising high-performance and power-efficient platforms. 
However, their uses are still limited by the capability of mapping 
tools. This abstract paper outlines a new automated design flow to 
map applications on CGRAs. The interest of our method is shown 
through comparison with state of the art approaches. 
Categories and Subject Descriptors 
B.5.2 [Register-Transfer-Level Implementation]: Design Aids – 
Automatic synthesis.  
Keywords 
CGRA; Mapping; Scheduling; Binding; 
1. INTRODUCTION 
For the last two decades, Coarse-Grained Reconfigurable 
Architectures (CGRAs) have been mainly proposed for 
accelerating multimedia applications. CGRA are indeed an 
interesting trade-off between FPGAs and many-core architectures 
thanks to their power efficiency and programmability [9]. The 
literature is very rich in CGRAs architectures, which distinguish 
by different features such as the granularity of the Processing 
Elements (PE) named tile, homogeneity or heterogeneity of PE, 
type of operators, absence/presence of Register Files (RF) or 
interconnection network topologies. Figure 1 presents an example 
of CGRA.  
The result of the “compilation” of an application on a CGRA 
(named mapping) is the scheduling and the binding of its 
operations on operators and registers. This NP-complete 
process [4] must be automated to allow efficient mapping of 
complex applications. Several methods have been proposed to 
tackle this problem. They are split in two categories i.e. (1) 
approaches that solve scheduling and binding separately with 
heuristics or meta-heuristics [2, 4, 7] or by combining an heuristic 
and an exact method [3] and (2) approaches that solve the whole 
problem entirely with exact method [1] or meta-heuristics [6, 8]. 
 
This paper presents a unified approach that maps application on 
CGRAs. The proposed mapping flow relies on simultaneous 
scheduling and binding steps respectively based on a heuristic and 
an exact method followed by a pruning step. The graph of the 
application is backward traversed and dynamically transformed 
allowing a better exploration of the design space. This extended 
abstract paper is organized as follows. Section 2 depicts proposed 
method. Section 3 presents the experiments and discusses 
obtained results. Conclusion is given in Section 4. 
2. PROPOSED METHOD 
Our design flow is presented in Figure 2. Inputs are a C/C++ 
application code compiled to obtain a formal Control Data Flow 
Graph (CDFG) and the targeted CGRA’s model. Objective of the 
method is to minimize latency under resource constraint. The 
proposed mapping approach allows exploring the design space 
while keeping computation time low.  
The key idea is to combine the advantages of exact and heuristic 
methods while minimizing as much as possible their respective 
drawbacks. CDFG is mapped by processing each Data Flow 
Graph (DFG) of basic bloc sequentially. A list-scheduling based 
algorithm schedules nodes of each DFG. As it is a local greedy 
method, the binding is made simultaneously to ensure that at least 
one solution exists, hence avoiding dead-ends, and is realized 
incrementally by using an exact method derived from Levi’s 
algorithm [5]. However, as exact methods do not scale up [4], a 
wise pruning step is executed at the end of each scheduling cycle 
to remove redundant partial mappings and thus keep a reasonable 
number of solutions during mapping process. Besides, DFGs are 
dynamically transformed as needed when no mapping (i.e. during 
scheduling or binding) solution is found. DFGs are also backward 
traversed to allow for using more different graph transformations.  
3. EXPERIMENTS AND RESULTS 
The proposed synthesis flow has been fully automated using Java. 
GCC has been used to generate CDFGs from applications. Five 
applications from signal processing domain have been used for 
our experiments: DC filter, Elliptic filter, Moving Exponential 
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Average Filter (EMA), Moving Window Deconvolution (MWD) 
and unsharp mask. To obtain a large spectrum of results, several 
constraints have been considered: CGRA size, RF size and the 
number of tiles the final mapping is allowed to use leading to 16 
different set of constraints per application and per method.  
The proposed approach is compared with two approaches from 
state of the art. The first, named “Method 1”, solves the 
scheduling and the binding problem separately as the initial step 
of [4]. It uses a forward list scheduling algorithm and binding is 
made by using Levi’s algorithm. “Method 2” forward traverses the 
graph, schedules nodes by applying statically graph 
transformations and tries to find a mapping by using Levi’s 
algorithm as proposed in [3] (that have been shown to provide 
better results than [8]). 
Two metrics were considered: (1) success rate (percentage of time 
the method finds a solution when at least one of the compared 
methods succeeds) and (2) percentage of time the method gives 
the best latency between the compared methods. Figure 3 and 
Figure 4 give the comparisons between the three methods for the 
previously defined metrics. 
Figure 3 shows that Method 1, which solves scheduling and 
binding totally separately, leads to the lowest success rate (~56%). 
Method 2, which transforms the graph a priori, provides better 
results (~67%) but is not as good as the proposed 
approach (~98%). Figure 4 shows the percentage of time each 
method found the best latency and shows that the Proposed 
Method finds it most of the time (~82%) even if it relies on a 
heuristic-based scheduling algorithm, while the Methods 1 and 2 
find it for respectively 57% and 63% of the benchmark. 
4. CONCLUSION 
In this paper, a generic method to map applications written in high 
level language on CGRA architectures has been presented. 
Experimental results show that this method finds 82% of time the 
best latency, has the highest success rate and achieves 2.2 times 
better mappings throughput compared to the other methods and 
thus achieves a very good exploration of the solution space. 
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Figure 4 General Flow and Algorithm Core 
Figure 3 Percentage of a method for obtaining the best latency 
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